Author:
Kenath Gopal Sankar,Burkhardt Martin,Jain Nikhil,Lin Anna,Church Jennifer,Tsutsui Gen,Reynoso Stephanie,Liu Xuan,Sheraw Chris,Montanini Pietro,Miller Eric,Seshadri Indira,Meli Luciana,Felix Nelson
Reference9 articles.
1. Scaling opportunities for gate-all-around: A patterning perspective;Seshadri;[2023 International Electron Devices Meeting (IEDM),2023
2. Performance of stacked nanosheet gate all around FET’s with EUV patterned gate and sheets;Seshadri,2021
3. Resist blur and line edge roughness;Gallatin,2005
4. Reducing roughness in extreme ultraviolet lithography;Mack,2017
5. Resist line edge roughness mitigation at high-NA EUVL;Ohtomi,2022