1. Low k1 logic design using gridded design rules;Smayling,2008
2. Extended scalability with self-aligned multiple patterning;Oyama,2013
3. EUV resist curing technique for LWR reduction and etch selectivity enhancement;Narishige,2012
4. CD bias control on hole pattern;Koike,2016