Author:
Navaneetha Alluri,Prasad Dumpa,Deepthi S. Aruna,Reddy A. Kishore,Chandhra Adama Jashwanth,Panigrahy Asisa Kumar
Reference32 articles.
1. Device scaling limits of Si MOSFETs and their application dependencies
2. Multiple-gate SOI MOSFETs
3. J. Wang, A. Rahman, G. Kilmeck and M. Lundstrom, “Band structure and orientation effects in ballistic si and Ge nanowire FETs” in IEDM Tech.Dig, 2003, pp.695–698.
4. K.H. Yeo et al, “Gate all around (GAA) twin silicon nanowire MOSFET(TSNFET) with 15nm length gate and 4nm radius nanowire” in IEDM Tech, Dig., 2006, pp- 14.
5. S.D. Kim et al, “Performance trade-offs in FinFET and gate-all-around device architectures for 7nm node and beyond”, in Proc IEEE SOI-3D-Subthreshold Microelectron Techno, Univied Conf,(S3S), Rohnert Park, CA, USA, Oct.2015, pp.1–3.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献