Impact of analog memory device failure on in-memory computing inference accuracy

Author:

Li Ning1ORCID,Tsai Hsinyu2ORCID,Narayanan Vijay1,Rasch Malte13ORCID

Affiliation:

1. IBM T.J. Watson Research Center, AI Hardware Center 1 , 1101 Kitchawan Rd., Yorktown Heights, New York 10598, USA

2. IBM Almaden Research Center, Analog AI for Deep Learning Acceleration Research Group 2 , 650 Harry Rd., San Jose, California 95120, USA

3. IBM T.J. Watson Research Center, Mathematics of AI Research Group 3 , 1101 Kitchawan Rd., Yorktown Heights, New York 10598, USA

Abstract

In-memory computing using analog non-volatile memory (NVM) devices can improve the speed and reduce the latency of deep neural network (DNN) inference. It has been recently shown that neuromorphic crossbar arrays, where each weight is implemented using analog conductance values of phase-change memory devices, achieve competitive accuracy and high power efficiency. However, due to the large amount of NVMs needed and the challenge for making analog NVM devices, these chips typically include some failed devices from fabrication or developed over time. We study the impact of these failed devices on the analog in-memory computing accuracy for various networks. We show that larger networks with fewer reused layers are more tolerable to failed devices. Devices stuck at high resistance states are more tolerable than devices stuck at low resistance states. To improve the robustness of DNNs to defective devices, we develop training methods that add noise and corrupt devices in the weight matrices during network training and show that this can increase the network accuracy in the presence of the failed devices. We also provide estimated maximum defective device tolerance of some common networks.

Publisher

AIP Publishing

Reference18 articles.

1. Fully on-chip MAC at 14 nm enabled by accurate row-wise programming of PCM-based weights and parallel vector-transport in duration-format;IEEE Trans. Electron Devices,2021

2. HERMES core x2013; a 14 nm CMOS and PCM-based in-memory compute core using an array of 300 ps/LSB linearized CCO-based ADCs and local digital processing,” 2021 Symposium on VLSI;Circuits,2021

3. Training fully connected networks with resistive memories: Impact of device failures;Faraday Discuss.,2019

4. The Penn Treebank: An overview,2003

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Fault Impact Map for Memristive Crossbar Neural Networks;2024 13th International Conference on Modern Circuits and Systems Technologies (MOCAST);2024-06-26

2. Using the IBM analog in-memory hardware acceleration kit for neural network training and inference;APL Machine Learning;2023-11-28

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3