Author:
Pedada Ravi Raj,Gade Venkata Subba Reddy
Reference26 articles.
1. Xilinx 7 Series DSP48E1 Slice, UG479 (2018).
2. S. Ullah, et al, “Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators,” in DAC (IEEE, San Francisco, CA, USA, 2018).
3. I. Kuon, J. Rose, “Measuring the gap between FPGAs and ASICs,” in IEEE TCADICS (IEEE, 2007).
4. Xilinx LogiCORE IP Multiplier v12.0, PG108 (2015).
5. M. Kumm, et al, “An efficient softcore multiplier architecture for Xilinx FPGAs,” in Computer Arithmetic (ARITH) (IEEE, Lyon, France, 2015).