Author:
Yerragopu Rakesh,Priya Dr. P. Aruna,Kasthuribha J. K.
Reference11 articles.
1. Seung-Dong Kim et al, “Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond” 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)
2. Chia-Hao Pao et al, “A comprehensive comparative analysis of FinFET and Trigate device, SRAM and logic circuits” 2012 IEEE Asia Pacific Conference on Circuits and Systems
3. Y. Sasaki et al, “A comparison of arsenic and phosphorus extension by Room Temperature and hot ion implantation for NMOS Si bulk-FinFET at N7 (7nm) technology relevant fin dimensions” 2015 Symposium on VLSI Technology (VLSI Technology)
4. Victor Moroz et al, “Modeling and optimization of group IV and III–V FinFET s and nano-wires” 2014 IEEE International Electron Devices Meeting
5. K. J. Kuhn, “CMOS scaling for the 22 nm node and beyond: Device physics and technology,” in Proc. Int. Symp. VLSI Technol., Syst. Appl. (VLSI-TSA), Apr. 2011, pp. 1–2.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献