1. Y. Taur, C. H. Wann, and D. J. Frank, in IEDM Technical Digest (IEEE, Piscataway, NJ, 1998), pp. 789–792.
2. C.H. Lin et al., in 2012 Symposium on VLSI Technology (VLSIT), Honolulu, HI, USA (IEEE, Piscataway, NJ, 2012), pp. 15–16.
3. J. Mody et al., in 2010 Symposium on VLSI Technology, Honolulu, HI, USA (IEEE, Piscataway, NJ, 2010), pp. 195–196.
4. Analyzing the channel dopant profile in next-generation FinFETs via atom probe tomography
5. Unraveling structural and compositional information in 3D FinFET electronic devices