1. M. Adamski, A. Barkalov, Architectural and sequential synthesis of digital devices, University of Zielona Góra, 2006.
2. C. Scholl, Functional Decomposition with Application to FPGA Synthesis, Kluwer Academic Publishers, Boston, 2001
3. A. Mischenko, S. Chatterjee, R. Brayton, Improvements to Technology Mapping for LUT-Based FPGAs, IEEE Council on Electronic Design Automation, Vol. 26, No. 2, 2007, pp. 240–253.
4. ALMmap: Technology Mapping for FPGAs With Adaptive Logic Modules
5. H. Lim, K. Lee, Y. Cho and N. Chang, “Flip-Flop Insertion with Shifted-Phase Clocks for FPGA Power Reduction”, In proc. International Conference on Computer Aided Design (ICCAD), 2005, pp. 335–342.