1. 1) ITRS Road Map 2009.
2. 3) N.Watanabe, T.Mori and T.Asano: "Low Temperature 3D Chip-Stacking Using Compliant Bump", Proc. EPTC2008, pp.393-398, 2008.
3. 6) P.Dorsey: "Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth and Power Efficiency", Xilinx White Paper:Virtex-7 FPGAs, WP380, pp.1-10, Oct., 2010.
4. 7) Y.Orii, K.Toriyama and T.Nishino: "Post Encapsulation Grainding for MPS-C2 Ultrafine Pitch Flip Chip Technology", Proc. Int. Conf. Electro. Packaging, Jun., 2008.
5. 9) Y.Orii, K.Toriyama, Y.Oyama and T.Nishio: "Ultrathin SiP/PoP Technologies using 50μm pitch C4 interconnec-tions", Proc. Int. Conf. Electro. Packaging, pp.66-71, Apr., 2007.