Author:
Nakano Teppei, ,Morie Takashi,Nagata Makoto,Iwata Atsushi, ,
Abstract
This paper proposes a new region extraction algorithm and its digital LSI architecture based on cellular-automaton operation for very fast image processing. The algorithm sequentially extracts each region defined by a closed boundary. From digital logic simulation using Verilog-HDL, the proposed circuit with pixel-parallel operation can operate 100 times faster than serial labeling for a 100×100-pixel image. We implemented the proposed circuit in an FPGA for 30×30-pixel image processing. In an experiment with the FPGA, five regions are successfully extracted one by one within 6μs at a clock frequency of 25MHz.
Publisher
Fuji Technology Press Ltd.
Subject
Electrical and Electronic Engineering,General Computer Science
Reference7 articles.
1. H. Ando, T. Morie, M. Miyake, M. Nagata, and A. Iwata, “Image Object Extraction using Resistive-Fuse and Oscillator Networks and a Pulse-Modulation Circuit for their LSI Implementation,” in Ext. Abs. of Int. Conf. on Solid State Devices and Materials (SSDM), pp. 368-369, 2000.
2. H. Ando, T. Morie, M. Miyake, M. Nagata, and A. Iwata, “Image Segmentation/Extraction Using Nonlinear Cellular Networks and their VLSI Implementation Using Pulse-Modulation Techniques,” IEICE Trans. Fundamentals., Vol.E85-A, No.2, pp. 381-388, 2002.
3. T. Morie, M. Miyake, M. Nagata, and A. Iwata, “A 1-D CMOS PWM Cellular Neural Network Circuit and Resistive-Fuse Network Operation,” in Ext. Abs. of Int. Conf. on Solid State Devices and Materials (SSDM), pp. 90-91, 2001.
4. H. M. Alnuweiri, and V. K. Prasanna, “Parallel Architectures and Algorithms for Image Component Labeling,” IEEE Trans. Pattern Analysis and Machine Intelligence, Vol.14, No.10, pp. 1014-1034, 1992.
5. R. E. Cypher, J. L. C. Sanz, and L. Snyder, “Algorithms for Image Component Labeling on SIMD Mesh-Connected Computers,” IEEE Trans. Computers, pp. 276-281, 1990.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献