Abstract
This paper studies several excellent works of comparator constructions of comparators and compares them with the Double-tail latch-type comparator. Based on the Elzakker comparator, the comparator with a dynamic bias reduced the use of energy by partly discharging the preamplifier's output nodes. Edge-Pursuit Comparator(EPC) demonstrates a new approach to reducing energy consumption by automatic energy optimization. Apart from the designs that optimize energy consumption. Low-Noise Self-Calibrating Dynamic Comparator provides the low-offset feature while in relatively low power consumption.
Publisher
Darcy & Roy Press Co. Ltd.
Reference10 articles.
1. Razavi B, et al. The StrongARM latch [A circuit for all seasons] [M], IEEE Solid-State Circuits Mag, vol. 7, no. 2, pp. 12–17, Spring 2015.
2. Lam H M and Tsui C Y, et al. High-performance single clock cycle CMOS comparator [J], Electron. Lett, vol. 42, no. 2, pp. 75–77, Jan. 2006.
3. Schinkel D, Mensink E, Klumperink E, Ed Van Tuijl, Nauta B, et al. A Double-Tail Latch-Type Voltage Sense Amplifier with 18ps Setup-Hold Time [J], ISSCC Dig. of Tech. Papers, pp.314-315, Feb 2007.
4. Bindra H S, Lokin C E, Annema A J, and Nauta B, et al. A 30fJ/comparison dynamic bias comparator [C], in Proc. 43rd IEEE Eur. Solid State Circuits Conf. (ESSCIRC), Sep. 2017, pp. 71–74.
5. Shilpi Singh, et al. A novel CMOS dynamic latch comparator for low power and high speed [J], International Journal of Microelectronics Engineering (IJME), Vol. 1, No.1, 2015.