Abstract
This paper reviews and analyzes the three proposed new comparators, as a indirection of future works. The first improved design is the pre-amplifier improved comparator that the input of the latch is changed to a PMOS transistor, and a pair of cross-coupled transistors are used in the preamplifier part to amplify the gain, which finally realizes the proposed circuit with better comparison speed, more less power dissipation. The switch separated latch comparator is another improved design that the latching stage with separate gate-biased cross-coupled transistors. Using this new transconductance-enhanced latching stage enables dramatic reductions in delay and power dissipation. The third type of comparator proposed is an innovative design. It adds a capacitor to the input tail current source of the preamplifier. Compared with the original Elzakker comparator, power dissipation has dropped by almost 50%.
Publisher
Darcy & Roy Press Co. Ltd.
Reference10 articles.
1. Khorami, Sharifkhani M. A Low-Power High-Speed Comparator for Precise Applications [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Oct. 2018.
2. Wang Y, Yao M, Guo B, Wu Z, Fan W and Liou J J. A Low-Power High-Speed Dynamic Comparator With a Transconductance-Enhanced Latching Stage [J]. IEEE Access, 2019.
3. Bindra H. S., Lokin C. E., Schinkel D., Annema A. and Nauta B.. A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise [J]. IEEE Journal of Solid-State Circuits, July 2018.
4. Li Dong, Sun Jinzhong, Mo Xiao, Lu Teng Teng. Circuit Design of High Speed Low Misalignment Comparator [J]. China IC, 2022,31(07):37-40+69.
5. Zhang Jing. Low-power SAR ADC key technology research [D]. University of electronic science and technology, 2022.