Author:
Darji Anand D,Kushwah Shailendra Singh,Merchant Shabbir N,Chandorkar Arun N
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Information Systems,Signal Processing
Reference23 articles.
1. Daubecies I, Sweldens W: Factoring wavelet transforms into lifting steps. J. Fourier Anal. Appl 1998, 4: 247-269. 10.1007/BF02476026
2. Jou J-M, Shiau Y-H, Liu C-C: Efficient VLSI architectures for the bi-orthogonal wavelet transform by filter bank and lifting scheme. In Proc. IEEE International Symposium on Circuits Systems (ISCAS). Sydney, New South Wales; 06–09 May 2001:529-532.
3. Wu B, Lin C: A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec. IEEE Trans. Circuits Syst. Video Technol 2005, 15(12):1615-1628.
4. Lai Y-K, Chen L-F, Shih Y-C: A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform. IEEE Trans. Consum. Electron 2009, 55(2):400-407.
5. Zhang W, Jiang Z, Gao Z, Liu Y: An efficient VLSI architecture for lifting-based discrete wavelet transform. IEEE Trans. Circuits Syst. II 2012, 59(3):158-162.
Cited by
19 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献