Digital Image Decoder for Efficient Hardware Implementation
Author:
Savić Goran, Prokin Milan, Rajović VladimirORCID, Prokin Dragana
Abstract
Increasing the resolution of digital images and the frame rate of video sequences leads to an increase in the amount of required logical and memory resources necessary for digital image and video decompression. Therefore, the development of new hardware architectures for digital image decoder with a reduced amount of utilized logical and memory resources become a necessity. In this paper, a digital image decoder for efficient hardware implementation, has been presented. Each block of the proposed digital image decoder has been described. Entropy decoder, decoding probability estimator, dequantizer and inverse subband transformer (parts of the digital image decoder) have been developed in such way which allows efficient hardware implementation with reduced amount of utilized logic and memory resources. It has been shown that proposed hardware realization of inverse subband transformer requires 20% lower memory capacity and uses less logic resources compared with the best state-of-the-art realizations. The proposed digital image decoder has been implemented in a low-cost FPGA device and it has been shown that it requires at least 32% less memory resources in comparison to the other state-of-the-art decoders which can process high-definition frame size. The proposed solution also requires effectively lower memory size than state-of-the-art architectures which process frame size or tile size smaller than high-definition size. The presented digital image decoder has maximum operating frequency comparable with the highest maximum operating frequencies among the state-of-the-art solutions.
Funder
Ministry of Education, Science and Technological Development of the Republic of Serbia
Subject
Electrical and Electronic Engineering,Biochemistry,Instrumentation,Atomic and Molecular Physics, and Optics,Analytical Chemistry
Reference72 articles.
1. Bakr, M., and Salama, A.E. (2002, January 4–7). Implementation of 3D-DCT based video encoder/decoder system. Proceedings of the 45th Midwest Symposium on Circuits and Systems (MWSCAS-2002), Tulsa, OK, USA. 2. Descampe, A., and Devaux, F. (2004, January 12–15). A flexible, line-based JPEG 2000 decoder for digital cinema. Proceedings of the 12th IEEE Mediterranean Electrotechnical Conference, Dubrovnik, Croatia. 3. Schumacher, P., Denolf, K., Chilira-Rus, A., Turney, R., Fedele, N., Vissers, K., and Bormans, J. (2005, January 11–14). A scalable, multi-stream MPEG-4 video decoder for conferencing and surveillance applications. Proceedings of the IEEE International Conference on Image Processing, Genoa, Italy. 4. Warsaw, T., and Lukowiak, M. (2006, January 11–13). Architecture design of an H.264/AVC decoder for real-time FPGA implementation. Proceedings of the IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP’06), Steamboat Springs, CO, USA. 5. A Flexible Hardware JPEG 2000 Decoder for Digital Cinema;Descampe;IEEE Trans. Circuits Syst. Video Technol.,2006
|
|