1. Hu J, Ogras UY, Marculescu R (2006) System-level buffer allocation for application-specific networks-on-chip router design. IEEE Trans Comput-Aided Des Integr Circuits Syst 25(12):2919–2933
2. Varatkar G, Marculescu R (2004) On-chip traffic modeling and synthesis for MPEG-2 video applications. IEEE Trans VLSI Syst 12–1:108–119
3. Chandra V, Xu A, Schmit H, Pileggi L (2004) An interconnect channel design methodology for high performance integrated circuits. In: Proceedings of the Design, Automation and Test in Europe. pp 1138–1143
4. Manolache S, Eles P, Peng Z (2006) Buffer space optimization with communication synthesis and traffic shaping for NoCs. In: Proceedings of the Design, Automation and Test in Europe. pp 95–98
5. Nicopoulos CA, Dongkook P, Jongman K, Vijaykrishnan N, Yousif MS, Das CR (2006) ViChar: a dynamic virtual channel regulator for network-on-chip routers. In 39th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO’06. pp 333–346