Subject
Metals and Alloys,Computer Networks and Communications,Fluid Flow and Transfer Processes,Hardware and Architecture,Mechanical Engineering,Biomaterials,Civil and Structural Engineering,Electronic, Optical and Magnetic Materials
Reference41 articles.
1. Evaluation of low power consumption network on chip routing architecture;Arulananth;Microprocess. Microsyst.,2021
2. HARE: History-aware adaptive routing algorithm for endpoint congestion in networks-on-chip;Jin;Int. J. Parallel Prog.,2019
3. Yuan-Ying Chang, Yoshi Shih-Chieh Huang, Matthew Poremba, Vijaykrishnan Narayanan, Yuan Xie, Candice King, TS-Router: On maximizing the quality-of-allocation in the on-chip network, in: Proceedings of the 19th IEEE International Symposium on High Performance Computer Architecture, HPCA’13, 2013, pp. 390–399.
4. Minseon Ahn, Eun Jung Kim, Pseudo-circuit: Accelerating communication for on-chip interconnection networks, in: Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture, Vol. 39, 2010, pp. 9–408.
5. Deadlock-free adaptive routing in multicomputer networks using virtual channels;Dally;IEEE Trans. Parallel Distrib. Syst.,1993