1. Auth C, Allen C, Blattner A, Bergstrom D, Brazier M, Bost M, Buehler M, Chikarmane V, Ghani T, Glassman T, Grover R, Han W, Hanken D, Hattendorf M, Hentges P, Heussner R, Hicks J, Ingerly D, Jain P, Jaloviar S, James R, Jones D, Jopling J, Joshi S, Kenyun C, Liu H, McFadden R, McIntyre B, Neirynck J, Parker C, Pipes L, Post I, Pradhan S, Prince M, Ramey S, Reynolds T, Roester J, Sanford J, Seiple J, Smith P, Thomas C, Towner D, Troeger T, Weber G, Yashar P, Zawadzki K, Mistry K (2012) A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In: Proc. Symp. VLSI Technol, pp 131–132
2. Singh N, Agarwal A, Bera LK, Liow TY, Yang R, Rustagi SC, Tung CH, Kumar R, Lo GQ, Balasubramanian N, Kwong DL (2006) High-performance fully depleted silicon nanowire (diameter≤5 nm) gate-all-around CMOS devices. IEEE Electron Device Lett. 27(5):383–386
3. Yeo YC, Subramanian V, Kedzierski J, Xuan P, King T-J, Bokor J, Hu C (2000) Nanoscale ultra-thin-body silicon-on-insulator P-MOSFET with a SiGe/Si heterostructure channel. IEEE Electron Device Lett. 21(4):161–163
4. Hsu SH, Chu CL, Luo GL (2013) Selective dry-etching process for fabricating Ge gate-all-around field-effect transistors on Si substrates. Thin Solid Films 540:183–189
5. Hsu SH, Chang HC, Chu CL, Chen Y-T, Tu WH, Hou FJ, Lo CH, Sung P-J, Chen BY, Huang GW, Luo GL, Liu CW, Hu C, Yang F-L (2012) Triangular-channel Ge NFETs on Si with (111) sidewall-enhanced ion and nearly defect-free channels. In: Proc. Int. Electron Devices Meet, p 23 6.1–23.6.4