1. N Neves, H Mendes, RJ Chaves, P Tomás, N Roma, Morphable hundred-core heterogeneous architecture for energy-aware computation. IET Comput. Digit. Tech. 9(1), 49–62 (2015).
2. E Blem, J Menon, K Sankaralingam, in IEEE 19th International Symposium on High Performance Computer Architecture (HPCA’2013). Power struggles: revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures (IEEE Computer SocietyWashington, DC, 2013), pp. 1–12.
3. J Gubbi, R Buyya, S Marusic, M Palaniswami, Internet of things (IoT): a vision, architectural elements, and future directions. Future Generation Comput. Syst. 29(7), 1645–1660 (2013).
4. JL Nunez-Yanez, M Hosseinabady, A Beldachi, Energy optimization in commercial FPGAs with voltage, frequency and logic scaling. IEEE Trans. Comput. 65(5), 1484–1493 (2016).
5. MT Chang, P Rosenfeld, SL Lu, B Jacob, in IEEE 19th International Symposium on High Performance Computer Architecture (HPCA’2013). Technology comparison for large last-level caches (L
3
C
s): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM (IEEE Computer SocietyWashington, DC, 2013), pp. 143–154.