1. Shan, A., Heterogeneous processing: A strategy for augmenting Moore’s law, 2006. https://www.linuxjournal.com/article/8368.
2. TOP500 supercomputer sites, 2019.
https://www.top500.org.
3. Karkhanis, T.S. and Moreira, J.E., IBM Power architecture, Encyclopedia of Parallel Computing, Padua, D., Ed., Boston: Springer, 2011.
4. Sinharoy, B., Van Norstrand, J.A., Eickemeyer, R.J., Le, H.Q., Leenstra, J., Nguyen, D.Q., Konigsburg, B., Ward, K., Brown, M.D., Moreira, J.E., Levitan, D., Tung, S., Hrusecky, D., Bishop, J.W., Gschwind, M., Boersma, M., Kroener, M., Kaltenbach, M., Kar-khanis, T., and Fernsler, K.M., IBM POWER8 processor core microarchitecture, IBM J. Res. Dev., 2015, vol. 59, no. 1, pp. 2:1–2:21.
5. Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L., and Tullsen, D.M., Simultaneous multithreading: A platform for next-generation processors, IEEE Micro, 1997, vol. 17, no. 5, pp. 12–19.