1. Logic Gate Recognition in Guardian LVS—Silvaco. www.silvaco.com/content/appNotes/iccad/2-003_ LogicGates.pdf. Accessed Jan. 4, 2018.
2. Hunt, V.D., Reengineering: Leveraging the Power of Integrated Product Development, New York: Wiley, 1993.
3. Baker, R.J., CMOS Circuit Design, Layout, and Simulation, 3rd ed., New York: Wiley-IEEE, 2010.
4. Yang, L. and Shi, C.-J.R., FROSTY: a program for fast extraction of high-level structural representation from circuit description for industrial CMOS circuits, Integration, VLSI J., 2006, vol. 39, no. 4, pp. 311–339.
5. Zhang, N., Wunsch, D.C., and Harary, F., The subcircuit extraction problem, in Proceedings of the IEEE International Behavioral Modeling and Simulation Workshop,
2005, vol. 33, no. 3, pp. 22–25.