1. Robertson, J., High dielectric constant gate oxides for metal oxide Si transistors, Rep. Prog. Phys., 2006, vol. 69, p.327.
2. International Technology Roadmap for Semiconductors, 2013 edition, Process Integration, Devices, and Structures (PIDS), 2013. public.itrs.net.
3. Yu, H.Y., Ren, C., Yeo, Y.-C., and Kang, J.F., Fermi pinning-induced thermal instability of metal-gate work functions, IEEE Electron. Dev. Lett., 2004, vol. 25, p.337.
4. Chen, J., Maiti, B., Connelly, D., Mendicino, M., Huang, F., Adetutu, O., Yu, Y., et al., 0.18 µm metal gate fully-depleted SOI MOSFETs for advanced CMOS applications, in Proceedings of the International Symposium on VLSI Technology, Systems, and Applications, 1999, pp. 25–26.
5. Shimada, H., Ohshima, I., Ushiki, T., Sugawa, S., and Ohmi, T., Tantalum nitride metal gate FD-SOI CMOS FETs using low resistivity self-grown bcc-tantalum layer, IEEE Trans. Electron Dev., 2001, vol. 48, pp. 1619–1626.