1. Rao, P.P. and Kishore, K.L., Optimizing the stage resolution of a 10-bit, 50 Ms/s pipelined A/D converter and it’s impact on speed, power, area, and linearity, Circuits Syst., 2012, no. 3, pp. 166–175.
2. Murmann, B., Digitally assisted analog circuits, IEEE Micro, March/April 2006, vol. 26, no. 2, pp. 38–47.
3. Yu, B. and Black, W., A 900 MS/s 6 b interleaved CMOS flash ADC, in Proc. IEEE Custom Integrated Circuits Conference, 2001, vol. 8, pp. 149–152.
4. Geelen, G., A 6 b 1.1 GSample/s CMOS A/D converter, in IEEE Int. Solid-State Circuits Conf., San Francisco, 2001, vol. 2, pp. 128–129.
5. Ismail, A. and Elmasry, M., A 6-bit 1.6-GS/s low-power wideband flash ADC converter in 0.13-μm CMOS technology, IEEE J. Solid-State Circuits, Sept. 2008, vol. 43, no. 9, pp. 1982–1990.