1. N. A. Dikarev, B. M. Shabanov, and
A. S. Shmelev, ‘‘The use of fine-grained parallelism in dataflow
processor,’’ in Proceedings of the Conference on Problems of
Developing Promising Micro- and Nanoelectronic Systems (MES)
(2016), Vol. 2, pp. 144–150.
2. D. Culler, ‘‘Dataflow architecture,’’
MIT/LCS/TM-294 (Massachusetts Inst. Technol., 1986).
3. R. I. Popov, ‘‘Application of stream computer
models in designing specialized processors,’’ J. Inform. Technol.,
Mech. Opt. 5 (75), 77–81 (2011).
4. H. Terada, ‘‘DDMP’s: Self-timed super-pipelined
data-driven multimedia processors,’’ Proc. IEEE 2 (86),
282–296 (1999).
5. N. A. Dikarev and B. M. Shabanov, ‘‘Vector
dataflow processor,’’ Izv. SFedU 10 (54), 80–85
(2005).