1. Krasnikov, G.Ya., Konstruktivno-tekhnologicheskie osobennosti submikronnykh MOP-tranzistorov (Constructive and Technological Features of Submicron MOSFETs), Moscow: Tekhnosfera, 2011.
2. Micro- and Nanoelectronics: Emerging Device Challenges and Solutions, Brozek, T., Ed., Boca Raton, FL: CRC, 2014.
3. Moroz, V., Transition from planar MOSFETs to FinFETs and its impact on design and variability, Proceedings of the Berkley Seminar, October 28, 2011.
4. Leung, G., et al., Device-and circuit-level variability caused by line edge roughness for sub-32-nm Fin FET technologies, IEEE Trans. Electron Dev., 2012, vol. 59, no. 8, pp. 2057–2063.
5. Fiorenza, J.G. et al., Aspect ratio trapping: a unique technology for integrating Ge and III-Vs with silicon CMOS, ECS Trans., 2010, vol. 33, no. 6, pp. 963–976.