1. Rabaey, J.M., Chandrakasan, A., and Nikolic, B., Digital Integrated Circuits, Upper Saddle River, NJ: Prentice Hall, 2003, 2nd ed.
2. Stempkovskii, A.L., Gavrilov, S.V., and Glebov, A.L., Methods of Increasing the Effectiveness of Timing Analysis of VLSI Circuits, Inform. Tekhnol., 2006, no. 12, pp. 2–12.
3. Papachristou, C.A. and Pandya, A.L., A Design Scheme for PLA-Based Control Tables with Reduced Area and Time-Delay Cost, IEEE Trans. Computer-Aided Design, 1990, vol. 9, no. 5, pp. 453–472.
4. Ugryumov, E.P., Tsifrovaya skhemotekhnika (Digital Circuit Design), St. Petersburg: BKhV-Peterburg, 2001.
5. Zakrevskii, A.D., Logicheskii Sintez Kaskadnykh Skhem (Logic Synthesis of Cascade Circuits), Moscow: Nauka, 1981.