1. Plante, J. and Shaw, H., Evaluation of 3D Plus packaging test structures for NASA Goddard Space Flight Center, in Proceedings of the European Space Components Conference, ESCCON 2002, September 24-27,
2. 2002, Toulouse, France, Noordwijk: ESA Publ. Div., 2002, p. 213.
3. Fedorov, M., High-tech 3D Plus memory chips, Kompon. Tekhnol., 2006, no. 9 (62), pp. 72–75.
4. Albert, D. and Gann, K., Stackable microcircuit layer formed from a plastic encap-sulated microcircuit and method of making the same, US Patent no. US20020100600A1, 2002.
5. Wafer Level Packaging reaches new heights. http:// www.yole.fr/Advanced_Packaging_Monitor_Q1.aspx. Accessed November 24, 2021.