1. Nicolaidis, M., Soft Errors in Modern Electronic Systems, New York: Springer, 2011.
2. Krasnyuk, A.A. and Petrov, K.A., Application features of the error correction coding in sub-100-nm memory microcircuits for cosmic systems, Russ. Microelectron., 2013, vol. 42, no. 1, p. 53.
3. Kazeminejad, A., Fast, minimal decoding complexity, systematic (13, 8) single-error-correcting codes for onchip dram applications, Electron. Lett., 2001, vol. 37, no. 7, pp. 438–440.
4. Anwar, M.T., Lala, P.K., and Thenappan, P., Decoder design for a new single error correcting/double error detecting code, Proc. World Acad. Sci., 2007, vol. 22, no. 4, pp. 247–251.
5. Gherman, V., Evain, S., Seymour, N., and Bonhomme, Y., Generalized parity-check matrices for sec-ded codes with fixed parity, IEEE On-Line Testing Symposium, 2011, pp. 198–201.