Affiliation:
1. Voronezh State University of Forestry and Technologies named after G.F. Morozov
2. AO "Nauchno-issledovatel'skiy institut elektronnoy tehniki"
Abstract
The fundamental laws of the positive algebra of logic are considered, including the rules relating to the elements of equivalence and non-equivalence. Logic gates used in practice are presented. The whole set of standard schemes is implemented, in particular, the frontal version, minimized, in the "OR–NOT" basis, in the "AND–NOT" basis based on the initial logical dependence: ¬(¬(A¬B) × ¬(¬CD) + ¬(¬AB) × ¬(C¬D)) + ¬(¬(AB) × ¬(CD) + ¬(¬A¬B) × ¬(¬C¬D)) . A combination device based on K176LE5 chips has been designed. It is noted that the implementation of this function requires at least 3 chips in the Pier basis, which is not optimal in terms of reliability and weight and size indicators. The transition from the minimized variant to the basis of "Non-Equivalence" + "Conjunction", as well as the basis of "Equivalence" + "Pierce function" is carried out. The results of the search for existing chips that implement the functions "Exclusive OR", "AND", "Exclusive OR–NOT" and "OR-NOT" are presented. 4 groups of chips were found, such as: chips based on logic with emitter coupling (ECL), based on transistor-transistor logic (TTL), based on a series of CMOS chips: with a supply voltage of 5-15 V, and also with a supply voltage of 3-5 V. The corresponding descriptions of each of the MC10H1xx chips (group 1 series); K155xx, xx74xx (group 2 series); K561xx, CD40xxxx (group 3 series); SN74LVCxxx (group 4 series) are presented. Implementation options for these groups of chips in both bases are presented. The cost analysis of the applied microcircuits is made. The calculation of the final cost of products is presented. The conclusion is made about the expediency of using one or another group of microcircuits, depending on the initial requirements set.
Publisher
Infra-M Academic Publishing House
Reference27 articles.
1. Преснухин, Л.Н. Расчет элементов цифровых устройств / Л.Н. Преснухин, Н.В. Воробьев, А.А. Шишкевич. – М. : Высшая школа, 1991. - 526 с., Presnuhin, L.N. Raschet elementov cifrovyh ustroystv / L.N. Presnuhin, N.V. Vorob'ev, A.A. Shishkevich. – M. : Vysshaya shkola, 1991. - 526 s.
2. Соломатин, Н.М. Логические элементы ЭВМ / Н.М. Соломатин. – М. : Высшая школа, 1990. - 160 с., Solomatin, N.M. Logicheskie elementy EVM / N.M. Solomatin. – M. : Vysshaya shkola, 1990. - 160 s.
3. Методы контроля надежности при разработке микросхем / К.В. Зольников, С.А. Евдокимова, Т.В. Скворцова, А.Е. Гриднев // Моделирование систем и процессов. – 2020. – Т. 13, № 1. – С. 39-45. – DOI: 10.12737/2219-0767-2020-13-1-39-45., Metody kontrolya nadezhnosti pri razrabotke mikroshem / K.V. Zol'nikov, S.A. Evdokimova, T.V. Skvorcova, A.E. Gridnev // Modelirovanie sistem i processov. – 2020. – T. 13, № 1. – S. 39-45. – DOI: 10.12737/2219-0767-2020-13-1-39-45.
4. Reconfigurable Boolean logic in memristive crossbar: the principle and implementation / S.Y. Hu, Y. Li, L. Cheng [et al.] // IEEE Electron Device Letters. – 2018. – № 12. - Pp. 1-1. - DOI: 10.1109/LED.2018.2886364, Reconfigurable Boolean logic in memristive crossbar: the principle and implementation / S.Y. Hu, Y. Li, L. Cheng [et al.] // IEEE Electron Device Letters. – 2018. – № 12. - Pp. 1-1. - DOI: 10.1109/LED.2018.2886364
5. Boolean and sequential logic in a one‐memristor‐one‐resistor (1M1R) structure for in‐memory computing / Y. Zhou, Y. Li, N. Duan // Advanced Electronic Materials. – 2018. – Vol. 4. – DOI: 10.1002/aelm.201800229., Boolean and sequential logic in a one‐memristor‐one‐resistor (1M1R) structure for in‐memory computing / Y. Zhou, Y. Li, N. Duan // Advanced Electronic Materials. – 2018. – Vol. 4. – DOI: 10.1002/aelm.201800229.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献