1. Mano, M.M. and Ciletti, M.D. (2017) Digital Design: With an Introduction to the Verilog HDL, VHDL, and SystemVerilog. 6th Edition, Pearson, New York.
2. Hennessy, J.L. and Patterson, D.A. (2017) Computer Architecture: A quantitative Approach. 6th Edition, Morgan Kaufmann, Cambridge, MA.
3. A One-Cycle FIFO Buffer for Memory Management Units in Manycore Systems
4. Hu, D., Shang, D., Zhang, Y., et al. (2022) Timing and Area Optimized Re-Confi- gurable Network-On-Chip Router. Journal of Xidian University, 49, 125-134.
5. Hoppner, S., Yan, Y.X., Dixius, A., et al. (2021) The SpiNNaker 2 Processing Element Architecture for Hybrid Digital Neuromorphic Computing.
https://arxiv.org/pdf/2103.08392.pdf