1. Transient and Thermal Analysis on Disturbance Immunity for 4 $\mathrm{F}^{2}$ Surrounding Gate 1T-DRAM With Wide Trenched Body
2. H. Tanaka , M.Kido , K.Yahashi , M.Oomura , R.Katsumata , M.Kito , Y.Fukuzumi , M.Sato , Y.Nagata , Y.Matsuoka , Y.Iwata , H.Aochi and A.Nitayama , Dig. Tech. Pap. – Symp. VLSI Technol., 2007, pp. 14–15
3. A. Kaneko , A.Yagishita , K.Yahashi , T.Kubota , M.Omura , K.Matsuo , I.Mizushima , K.Okano , H.Kawasaki , S.Inaba , T.Izumida , T.Kanemura , N.Aoki , K.Ishimaru , H.Ishiuchi , K.Suguro , K.Eguchi and Y.Tsunashima , IEEE Int. Devices Meet. 2005, IEDM Tech. Dig., 2005, pp. 844–847
4. Fabrication of asymmetric independent dual-gate FinFET using sidewall spacer patterning and CMP processes
5. Low Pressure CVD of Silicon Nitride