Author:
Kaur Mandeep,Kaur Ranjit,Singh Narinder
Abstract
AbstractThe HLS of digital filters is a complex optimization task in electronic design automation that increases the level of abstraction for designing and scheming digital circuits. The complexity of this issue attracting the interest of the researcher and solution of this issue is a big challenge for the researcher. The scientists are trying to present the various most powerful methods for this issue, but keep in mind these methods could be trapped in the complex space of this problem due to own weaknesses. Due to shortcomings of these methods, we are trying to design a new framework with the mixture of the phases of the powerful approaches for high level synthesis of digital filters in this work. This modification has been done by merging the chimp optimizer with sine cosine functions. The sine cosine phases helped in enhancing the exploitation phase of the chimp optimizer and also ignored the local optima in the search area during the searching of new shortest paths. The algorithms have been applied on 23-standard test suites and 14-digital filters for verifying the performance of the algorithms. Experimental results of single and multi-objective functions have been compared in terms of best score, best maxima, average, standard deviation, execution time, occupied area and speed respectively. Furthermore, by analyzing the effectiveness of the proposed algorithm with the recent algorithms for the HLS digital filters design, this can be concluded that the proposed method dominates the other two methods in HLS digital filters design. Another prominent feature of the proposed system in addition to the stated enhancement, is its rapid runtime, lowest delay, occupied area and lowest power in achieving an appropriate response. This could greatly reduce the cost of systems with broad dimensions while increasing the design speed.
Publisher
Springer Science and Business Media LLC
Reference78 articles.
1. Charles, E. L., Flavio, M. R. & James, B. S. Optimizing synchronous circuitry by retiming (preliminary version), In the proceeding of third Caltech Conference on Very Large Scale. Integration 19(1), 87–116 (1983).
2. Bommu, S., Neill, N. O. & Ciesielski, M. Retiming-based factorization for sequential logic optimization. ACM Trans. Des. Autom. Electron. Syst. 5(3), 373–398 (2000).
3. Zhu, X. Y., Basten, T., Geilen, M. & Stuijk, S. Efficient retiming of multirate dsp algorithms. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 31(6), 831–844 (2012).
4. Soviani, C., Tardieu, O. & Stephen, E. A. Optimizing sequential cycles through shannon decomposition and retiming. IEEE Trans. Comput. Aid. Des. Integr. Circuits Syst. 26(3), 456–467 (2007).
5. Yagain, D. & Krishna, A. A novel framework for retiming using evolutionary computation for high level synthesis of digital filters. Swarm Evol. Comput. 20, 37–47 (2015).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献