Author:
Jeong Iljoo,Lee Soo Young,Park Keonhyeok,Kim Iljeok,Huh Hyunsuk,Lee Seungchul
Abstract
AbstractWafer map defect pattern classification is essential in semiconductor manufacturing processes for increasing production yield and quality by providing key root-cause information. However, manual diagnosis by field experts is difficult in large-scale production situations, and existing deep-learning frameworks require a large quantity of data for learning. To address this, we propose a novel rotation- and flip-invariant method based on the labeling rule that the wafer map defect pattern has no effect on the rotation and flip of labels, achieving class discriminant performance in scarce data situations. The method utilizes a convolutional neural network (CNN) backbone with a Radon transformation and kernel flip to achieve geometrical invariance. The Radon feature serves as a rotation-equivariant bridge for translation-invariant CNNs, while the kernel flip module enables the model to be flip-invariant. We validated our method through extensive qualitative and quantitative experiments. For qualitative analysis, we suggest a multi-branch layer-wise relevance propagation to properly explain the model decision. For quantitative analysis, the superiority of the proposed method was validated with an ablation study. In addition, we verified the generalization performance of the proposed method to rotation and flip invariants for out-of-distribution data using rotation and flip augmented test sets.
Funder
The National Research Foundation of Korea (NRF) grant funded by the Korea Government Ministry of Science and ICT
The Institute of Civil Military Technology Cooperation funded by the Defense Acquisition Program Administration and Ministry of Trade, Industry and Energy of Korean government
Publisher
Springer Science and Business Media LLC
Reference30 articles.
1. Tong, L.-I., Wang, C.-H. & Huang, C.-L. Monitoring defects in IC fabrication using a Hotelling T/sup 2/control chart. IEEE Trans. Semicond. Manuf. 18, 140–147 (2005).
2. Kim, B., Jeong, Y.-S., Tong, S. H., Chang, I.-K. & Jeong, M.-K. Step-down spatial randomness test for detecting abnormalities in DRAM wafers with multiple spatial maps. IEEE Trans. Semicond. Manuf. 29, 57–65 (2015).
3. Kameyama, K., Kosugi, Y., Okahashi, T. & Izumita, M. Automatic defect classification in visual inspection of semiconductors using neural networks. IEICE Trans. Inf. Syst. 81, 1261–1271 (1998).
4. Yuan, T., Bae, S. J. & Park, J. I. Bayesian spatial defect pattern recognition in semiconductor fabrication using support vector clustering. Int. J. Adv. Manuf. Technol. 51, 671–683 (2010).
5. Wu, M.-J., Jang, J.-S.R. & Chen, J.-L. Wafer map failure pattern recognition and similarity ranking for large-scale data sets. IEEE Trans. Semicond. Manuf. 28, 1–12 (2014).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献