Abstract
AbstractAs demand accelerates for multifunctional devices with a small footprint and minimal power consumption, 2.5D and 3D advanced packaging architectures have emerged as an essential solution that use through-substrate vias (TSVs) as vertical interconnects. Vertical stacking enables chip packages with increased functionality, enhanced design versatility, minimal power loss, reduced footprint and high bandwidth. Unlocking the potential of photolithography for vertical interconnect access (VIA) fabrication requires fast and accurate predictive modeling of diffraction effects and resist film photochemistry. This procedure is especially challenging for broad-spectrum exposure systems that use, for example, Hg bulbs with g-, h-, and i-line UV radiation. In this paper, we present new methods and equations for VIA latent image determination in photolithography that are suitable for broad-spectrum exposure and negate the need for complex and time-consuming in situ metrology. Our technique is accurate, converges quickly on the average modern PC and could be readily integrated into photolithography simulation software. We derive a polychromatic light attenuation equation from the Beer-Lambert law, which can be used in a critical exposure dose model to determine the photochemical reaction state. We integrate this equation with an exact scalar diffraction formula to produce a succinct equation comprising a complete coupling between light propagation phenomena and photochemical behavior. We then perform a comparative study between 2D/3D photoresist latent image simulation geometries and directly corresponding experimental data, which demonstrates a highly positive correlation. We anticipate that this technique will be a valuable asset to photolithography, micro- and nano-optical systems and advanced packaging/system integration with applications in technology domains ranging from space to automotive to the Internet of Things (IoT).
Funder
Science Foundation Ireland
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Industrial and Manufacturing Engineering,Condensed Matter Physics,Materials Science (miscellaneous),Atomic and Molecular Physics, and Optics
Reference52 articles.
1. International Roadmap for Devices and Systems. Executive Summary. (IEEE, 2020).
2. International Roadmap for Devices and Systems. Packaging Integration. (IEEE, 2020).
3. Chou, T.-C. et al. Investigation of pillar–concave structure for low-temperature Cu–Cu direct bonding in 3-D/2.5-D heterogeneous. Integr. IEEE Trans. Compon. Packag. Manufact. Technol. 10, 1296–1303 (2020).
4. Yu, C. H. et al. High Performance, High Density RDL for Advanced Packaging. in 2018 IEEE 68th Electronic Components and Technology Conference (ECTC) 587–593 (IEEE, 2018). https://doi.org/10.1109/ECTC.2018.00093.
5. Knechtel, J. et al. Large-scale 3D chips: challenges and solutions for design automation, testing, and trustworthy. Integr. IPSJ Trans. Syst. LSI Des. Methodol. 10, 45–62 (2017).
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献