3D Stackable Synaptic Transistor for 3D Integrated Artificial Neural Networks-Reference-Cited by-同舟云学术

3D Stackable Synaptic Transistor for 3D Integrated Artificial Neural Networks

Published:2020-01-15 Issue:6 Volume:12 Page:7372-7380
ISSN:1944-8244
Container-title:ACS Applied Materials & Interfaces
language:en
Short-container-title:ACS Appl. Mater. Interfaces

Author:

Kim Seong Kwang¹,Jeong YeonJoo²,Bidenko Pavlo¹,Lim Hyeong-Rak¹,Jeon Yu-Rim³,Kim Hansung²,Lee Yun Jung²,Geum Dae-Myeong¹^ORCID,Han JaeHoon²,Choi Changhwan³^ORCID,Kim Hyung-jun²,Kim SangHyeon¹^ORCID

Affiliation:

1. School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon 34141, Republic of Korea

2. Korea Institute of Science and Technology (KIST), Seoul 02792, Republic of Korea

3. Division of Materials Science and Engineering, Hanyang University, Seoul 04763, Republic of Korea

Funder

Ministry of Education

National Research Foundation of Korea

Ministry of Trade, Industry and Energy

KAIST

Publisher

American Chemical Society (ACS)

Subject

General Materials Science

Link

https://pubs.acs.org/doi/pdf/10.1021/acsami.9b22008

Reference64 articles.

1. Bohr, M. T. Interconnect Scaling-the Real Limiter to High Performance ULSI. Technical Digest—International Electron Devices Meeting; IEEE, 2002; pp 241–244.

2. Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs

3. Li, L.; Wong, H. P. Integrating Graphene into Future Generations of Interconnect Wires. Technical Digest—International Electron Devices Meeting; IEEE, 2018; pp 118–121.

4. Fischer, K.; Agostinelli, M.; Allen, C.; Bahr, D.; Bost, M.; Charvat, P.; Chikarmane, V.; Fu, Q.; Ganpule, C.; Haran, M.; Heckscher, M.; Hiramatsu, H.; Hwang, E.; Jain, P.; Jin, I.; Kasim, R.; Kosaraju, S.; Lee, K. S.; Liu, H.; McFadden, R.; Nigam, S.; Patel, R.; Pelto, C.; Plekhanov, P.; Prince, M.; Puls, C.; Rajamani, S.; Rao, D.; Reese, P.; Rosenbaum, A.; Sivakumar, S.; Song, B.; Uncuer, M.; Williams, S.; Yang, M.; Yashar, P.; Natarajan, S. Low-k Interconnect Stack with Multi-Layer Air Gap and Tri-Metal-Insulator-Metal Capacitors for 14 nm High Volume Manufacturing. 2015 IEEE International Interconnect Technology Conference and IEEE Materials for Advanced Metallization Conference (IITC/MAM), 2015; pp 5–7.

5. Cheng, K.; Park, C.; Yeung, C.; Nguyen, S.; Zhang, J.; Miao, X.; Wang, M.; Mehta, S.; Li, J.; Surisetty, C.; Muthinti, R.; Liu, Z.; Tang, H.; Tsai, S.; Yamashita, T.; Bu, H.; Divakaruni, R. Air Spacer for 10 nm FinFET CMOS and Beyond. Technical Digest—International Electron Devices Meeting, 2016; pp 444–447.

Cited by 23 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Ultra-low power carbon nanotube/porphyrin synaptic arrays for persistent photoconductivity and neuromorphic computing;Nature Communications;2024-07-21

2. Controlled Migration of Lithium Cations by Diamine Bridges in Water‐Processable Polymer‐Based Solid‐State Electrolyte Memory Layers for Organic Synaptic Transistors;Advanced Materials;2024-07-16

3. Computational Investigation of the Potential and Limitations of Machine Learning with Neural Network Circuits Based on Synaptic Transistors;The Journal of Physical Chemistry Letters;2024-06-28

4. The 3D Monolithically Integrated Hardware Based Neural System with Enhanced Memory Window of the Volatile and Non‐Volatile Devices;Advanced Science;2024-06-17

5. 3D Neuromorphic Hardware with Single Thin‐Film Transistor Synapses Over Single Thin‐Body Transistor Neurons by Monolithic Vertical Integration;Advanced Science;2023-09-15