1. Investigation of the Physical Properties of Plasma Enhanced Atomic Layer Deposited Silicon Nitride as Etch Stopper
2. Nature of traps responsible for the memory effect in silicon nitride
3. Kaneko, A.; Yagishita, A.; Yahashi, K.; Kubota, T.; Omura, M.; Matsuo, K.; Mizushima, I.; Okano, K.; Kawasaki, H.; Inaba, S.; Izumida, T.; Kanemura, T.; Aoki, N.; Ishimaru, K.; Ishiuchi, H.; Suguro, K.; Eguchi, K.; Tsunashima, Y. Sidewall Transfer Process and Selective Gate Sidewall Spacer Formation Technology for Sub-15nm Finfet with Elevated Source/drain Extension. IEEE Int. Devices Meet. 2005. IEDM Technol. Dig. 2005, 844–847
4. Jang, J.; Kim, H.S.; Cho, W.; Cho, H.; Kim, J.; Shim, S., Il; Jang, Y.; Jeong, J.H.; Son, B.K.; Kim, D. W.; Kim, K.; Shim, J.J.; Lim, J. S.; Kim, K.H.; Yi, S. Y.; Lim, J.Y.; Chung, D.; Moon, H.C.; Hwang, S.; Lee, J.W.; Son, Y.H.; Chung, U.I.; Lee, W.S. Vertical Cell Array Using TCAT (Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory. IEEE Symp. VLSI Technol. 2009, 192–193