Nanowire systems: technology and design

Author:

Gaillardon Pierre-Emmanuel1,Amarù Luca Gaetano1,Bobba Shashikanth1,De Marchi Michele1,Sacchetto Davide1,De Micheli Giovanni1

Affiliation:

1. EPFL, Lausanne, Switzerland

Abstract

Nanosystems are large-scale integrated systems exploiting nanoelectronic devices. In this study, we consider double independent gate, vertically stacked nanowire field effect transistors (FETs) with gate-all-around structures and typical diameter of 20 nm. These devices, which we have successfully fabricated and evaluated, control the ambipolar behaviour of the nanostructure by selectively enabling one type of carriers. These transistors work as switches with electrically programmable polarity and thus realize an exclusive or operation. The intrinsic higher expressive power of these FETs, when compared with standard complementary metal oxide semiconductor technology, enables us to realize more efficient logic gates, which we organize as tiles to realize nanowire systems by regular arrays. This article surveys both the technology for double independent gate FETs as well as physical and logic design tools to realize digital systems with this fabrication technology.

Publisher

The Royal Society

Subject

General Physics and Astronomy,General Engineering,General Mathematics

Reference37 articles.

1. Strained FDSOI CMOS technology scalability down to 2.5 nm film thickness and 18 nm gate length with a TiN/HfO2 gate stack;Barral V;IEDM Tech. Dig.,2007

2. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors

3. A 22 nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications;Jan C-H;IEDM Tech. Dig.,2012

4. High performance 5 nm radius twin silicon nanowire MOSFET (TSNWFET): fabrication on bulk Si wafer, characteristics, and reliability;Suk SD;IEDM Tech. Dig.,2005

5. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling;Bangsaruntip S;IEDM Tech. Dig.,2009

Cited by 28 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Physical Synthesis Flow and Liberty Generation;Design Automation and Applications for Emerging Reconfigurable Nanotechnologies;2023-06-20

2. Exploring Circuit Design Topologies for RFETs;Design Automation and Applications for Emerging Reconfigurable Nanotechnologies;2023-06-20

3. Nanoelectronic Systems for Quantum Computing;Springer Handbook of Semiconductor Devices;2022-11-11

4. A Germanium Nanowire Reconfigurable Transistor Model for Predictive Technology Evaluation;IEEE Transactions on Nanotechnology;2022

5. A review of quantum transport in field-effect transistors;Semiconductor Science and Technology;2021-12-16

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3