Abstract
A synchronous, hierarchical, occurrence-oriented, hardware description language (HDL) has been formalized with the Boyer-Moore logic. Well-formed HDL circuits are recognized by a predicate, and a unit-clock simulator defines the meaning of circuits expressed in the HDL. This HDL has been used to specify an implementation of the FM9001 microprocessor that has been mechanically proved to implement the FM9001 instruction-level specification. All proofs were mechanically checked using the Boyer-Moore theorem-proving system. The formalization of the HDL, the FM9001 user-level specification, and the FM9001 HDL implementation architecture specification required more than 700 function definitions. The mechanical proof is composed of thousands of theorem prover proof requests and millions of theorem prover inference steps.
Subject
Pharmacology (medical),Complementary and alternative medicine,Pharmaceutical Science
Reference18 articles.
1. Birtwistle G. Graham B. Simpson T. Slind K. Williams M. & Williams S. 1990 Verifying an SECD chip in hol. In Proceedings of the IFIP TC10/W010.2/WG10.5 Workshop on Applied Formal Methods for Correct VLSI Design. Elsevier.
2. Boyer R. S. & Moore J S. 1988 A computational logic handbook. Boston: Academic Press.
3. Brock B. C. & Hunt Jr W. A. 1989 The verification of a bit-slice alu. In Hardware specification verification and synthesis: mathematical aspects pp. 281-305. Springer Verlag. Also published as CLI Technical Report 49.
4. Brown G. M. & Leeser M. E. 1989 From programs to transistors: verifying hardware synthesis tools. In Workshop on hardware specification verification and : mathematical aspects pp. 128-150. Springer-Verlag.
5. Bryant R. E. 1989 Verification of synchronous circuits by symbolic logic simulation. In Hardware specification verification and synthesis: mathematical aspects pp. 14-24. Springer-Verlag.
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Correct-by-Construction Design of Custom Accelerator Microarchitectures;IEEE Transactions on Computers;2024-01
2. Verification-Driven Design for Asynchronous VLSI;2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC);2023-07-16
3. Industrial hardware and software verification with ACL2;Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences;2017-09-04
4. Kami: a platform for high-level parametric hardware specification and its modular verification;Proceedings of the ACM on Programming Languages;2017-08-29
5. ACL2 and Its Applications to Digital System Verification;Design and Verification of Microprocessor Systems for High-Assurance Applications;2010