A High Speed and Low Power 8 Bit × 8 Bit Multiplier Design Using Novel Two Transistor (2T) XOR Gates
-
Published:2015-03-01
Issue:1
Volume:11
Page:37-48
-
ISSN:1546-1998
-
Container-title:Journal of Low Power Electronics
-
language:en
-
Short-container-title:Journal of Low Power Electronics
Author:
Upadhyay Himani,Chowdhury Shubhajit Roy
Publisher
American Scientific Publishers
Subject
Electrical and Electronic Engineering
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Multiplier for DSP Application in CPS System;Advances in Systems Analysis, Software Engineering, and High Performance Computing;2021