1. [9] Moslehi M. M. , Wong M. , Saraswat K. C. , and Shatas S. C. , “In-situ MOS gate engineering in a novel rapid thermal/plasma multiprocessing reactor,” 1987 Syrup. on VLSI Technol., (Japan) 1987.
2. [8] Wright P. , Kermani A. and Saraswat K. C. , “Nitridation and Post-Nitridation Anneals of Si02 for Ultrathin Dielectrics,” IEEE Transactions on Electron Devices, (To be published).
3. Limited reaction processing: Silicon epitaxy