Author:
Kim Yong S.,Park Jin S.,Lee Seong K.,Hwang Jung R.,Choi Hong S.,Choi Yearn I.,Han Min K.
Abstract
ABSTRACTWe presents a new model for the series resistance of an amorphous silicon (a-Si) thin film transistor (TFT) with an inverted-staggered configuration, considering the current spreading under the source and the drain contacts as well as the space charge limited current. The calculated results of our model have been in good agreements with the measured data over a wide range of applied voltage, gate-to-source and gate-to-drain overlap length, channel length, and operating temperature. Our model shows that the relative contribution of the series resistances to the current-voltage (I-V) characteristics of the a-Si TFT in the linear regime is more significant at low drain and high gate voltages, for short channel and small overlap length, and at low operating temperature, which has been verified successfully by the experimental measurements.
Publisher
Springer Science and Business Media LLC
Reference8 articles.
1. Analytical modeling ofa‐Si:H thin‐film transistors
2. Characteristics of amorphous silicon staggered‐electrode thin‐film transistors
3. [1] Ichikawa K. , Imaya A. , Matino H. , Aoki T. , Higuchi T. , and Oana Y. , SID 89 Digest May, 226.
4. [3] Troutman R.R. and Libsch F.R. , IEDM 90 855.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献