Abstract
ABSTRACTCMOS/SOS devices and circuits were fabricated in 0.3-µm-thick epitaxial silicon-on-sapphire (SOS) films. Two solid phase epitaxial recrystallization techniques (DSPE* and SPEAR**) reduced the total microtwin concentrations in the Si layers more than ten- fold, while increasing electron and hole inversion layer mobilities between 30 and 45%. Leakage currents were substantially reduced in all SPEAR devices and in n-channel DSPE transistors, with some increase observed for p-channel DSPE devices. Drive currents and subthresholds slopes also showed significant improvement in both n- and p-devices. Propagation delays below 75 ps were obtained for CMOS/SOS inverters with Lef = 0.5 µm. The application of DSPE and SPEAR techniques to 0.3-µm SOS films will extend the scaling of CMOS/SOS to circuits with very large scale integration (VLSI) complexity.
Publisher
Springer Science and Business Media LLC
Reference12 articles.
1. Electrical properties of silicon-implanted furnace-annealed silicon-on-sapphire devices
2. Measurement of the near-surface crystallinity of silicon on sapphire by UV reflectance
3. 6. Taguchi S. , Yoshii T. , Uchida Y. , and Tango H. , “Feasibility study of SOS VLSI: capacitance analysis in downward scaling and improvement of thin films by a solid-phase epitaxy,” 1981 Symp. on VLSI Technology, Dig. of Tech. Papers, 92-93 (September 1981).
4. Recent advances in heteroepitaxial silicon-on-insulator technology, Part I;Gupta;Sol. Tech.,1983
5. Generalized guide for MOSFET miniaturization
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献