Author:
Paulson W. M.,Tobin P. J.,Tseng H-H.,Maiti B.,Gelatos C.,Hegde R. I.,Anderson S. G. H.
Abstract
ABSTRACTGate dielectrics for advanced ULSI circuits are rapidly scaling below 10 nm. Thinner dielectrics and smaller lateral dimensions are essential to produce high performance transistors for memories, microprocessors and microcontrollers. In this overview we will discuss the factors that affect the performance and reliability of scaled gate dielectrics. Process parameters that affect oxide and oxynitride dielectrics include substrates, pre-gate cleaning, growth parameters and growth techniques as well as oxide and oxynitride dielectric materials. Thin dielectrics require new or modified measurement methods and extensive use of physical analysis techniques such as SIMS, XPS, AFM and TEM to characterize these materials. Boron diffusion through thin gate oxides, HCI stress, and process induced damage can degrade dielectric quality and affect long term reliability. These factors will affect the performance and reliability of circuits with scaled gate dielectrics.
Publisher
Springer Science and Business Media LLC
Reference65 articles.
1. 55. Kuda M. , Shida Y. , Kawaguchi J. and Kaneko Y. , IEDM Tech. Dig., 471 (1993).
2. 54. Wristers D. , et al., Proc. IEEE Reliability Phys. Proc, 77 (1996).
3. Characteristics of sub-1/4-μm gate surface channel PMOSFET's using a multilayer gate structure of boron-doped poly-Si on thin nitrogen-doped poly-Si
4. 48. Fair R. B. , IEDM Tech. Dig., 85 (1995).