Abstract
The advance of semiconductor technology not only enables integrated circuits with higher density and better performance but also increases their vulnerability to various aging mechanisms which occur from front-end to back-end. Analysis on the impact of aging mechanisms on circuits’ reliability is crucial for the design of reliable and sustainable electronic systems at advanced technology nodes. As one of the most crucial back-end aging mechanisms, electromigration deserves research efforts. This paper introduces recent studies on physics-based modeling of electromigration aging of on-chip interconnects. At first, the background of electromigration is introduced. The conventional method and physics-based modeling for electromigration are described. Then studies on how electromigration affects powers grids and signal interconnects are discussed in detail. Some of them focus on the comprehensiveness of modeling methodology, while others aim at the strategies for improving computation accuracy and speed and the strategies for accelerating/decelerating aging. Considering the importance of electromigration for circuit reliability, this paper is dedicated to providing a review on physics-based modeling methodologies on electromigration and their applications for integrated circuits interconnects.
Funder
National Natural Science Foundation of China
Zhejiang Provincial Natural Science Foundation
Subject
Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering
Reference132 articles.
1. Ultrafast Measurements and Physical Modeling of NBTI Stress and Recovery in RMG FinFETs Under Diverse DC–AC Experimental Conditions
2. Modeling of the Reliability Degradation of a FinFET-based SRAM Due to Bias Temperature Instability, Hot Carrier Injection, and Gate Oxide Breakdown;Zhang;Proceedings of the 2017 IEEE International Integrated Reliability Workshop (IIRW),2017
3. Front-end of line and middle-of-line time-dependent dielectric breakdown reliability simulator for logic circuits
4. Circuit-level reliability simulator for front-end-of-line and middle-of-line time-dependent dielectric breakdown in FinFET technology;Yang;Proceedings of the 2018 IEEE 36th VLSI Test Symposium (VTS),2018
5. BTI Analysis Tool—Modeling of NBTI DC, AC Stress and Recovery Time Kinetics, Nitrogen Impact, and EOL Estimation
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献