Abstract
This work presents complex circuitry from subthreshold standard cell libraries created by geometric STI spacer patterning for bulk planar CMOS technology nodes. Performance/leakage granularity enhancement affords safer multi-Vt synthesis in aggressive voltage scaling schemes. Libraries are evaluated in silicon through implementation of 32-bit datapath 128-bit AES cores. Intra-die nominal temperature (20 °C) analysis reveals improvements of up to 8.65×/24% MEP-to-MEP in frequency and energy-per-cycle respectively, compared to a state-of-the-art subthreshold library. A negative temperature correlation with performance enhancement is demonstrated extending beyond the cell level and into more complex designs. MEP-to-MEP performance enhancement and energy-per-cycle reduction are demonstrated over a temperature range of 0 °C to 85 °C.
Subject
Electrical and Electronic Engineering
Reference13 articles.
1. Scaling Challenges and Device Design Requirements for High Performance Sub-50 nm Gate Length Planar CMOS Transistors;Ghani;Proceedings of the 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104),2000
2. Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits
3. Why Ambiq
ambiq.com/why-ambiq/
4. Subthreshold neuromorphic devices for Spiking Neural Networks applied to embedded A.I;Loyez;Proceedings of the 2021 19th IEEE International New Circuits and Systems Conference (NEWCAS),2021
5. Utilizing Reverse Short-Channel Effect for Optimal Subthreshold Circuit Design