Smart Electrical Screening Methodology for Channel Hole Defects of 3D Vertical NAND (VNAND) Flash Memory
Author:
Kim Beomjun1ORCID, Seo Gyeongseob1, Kim Myungsuk1ORCID
Affiliation:
1. School of Computer Science and Engineering, Kyungpook National University, Daegu 37224, Republic of Korea
Abstract
In order to successfully achieve mass production in NAND flash memory, a novel test procedure has been proposed to electrically detect and screen the channel hole defects, such as Not-Open, Bowing, and Bending, which are unique in high-density 3D NAND flash memory. Since channel hole defects lead to catastrophic failure (i.e., malfunction of basic NAND operations), detecting and screening defects in advance is one of the key challenges of guaranteeing the quality of flash products in the NAND manufacturing process. Based on analysis of the physical and electrical mechanisms of the channel hole defect, we have developed a two-step test procedure that consists of pattern-based and stress-based screen methodologies. By optimizing test patterns depending on the type of defect, the pattern-based screen is effective for detecting the type of Hard channel hole defects. The stress-based screen is carefully implemented to detect hidden Soft channel hole defects without degrading the reliability of NAND flash memory. In addition, we have attempted to further optimize the current version of our technique to minimize test time overhead, thus enabling 72.2% improvement in total test time. Experimental results using real 160 3D NAND flash chips show that our technique can efficiently detect and screen out various types of channel hole defects with minimum test time and negligible degradation in the flash reliability.
Funder
Kyungpook National University Research Fund
Reference35 articles.
1. (2024, February 03). Seagate 60TB SSD Named Best of Show at Flash Memory Summit. Available online: https://blog.seagate.com/tag/60tb-ssd/. 2. (2024, February 03). Samsung Flash eMMC. Available online: https://www.samsung.com/semiconductor/estorage/emmc/. 3. Tanaka, H., Kido, M., Yahashi, K., Oomura, M., Katsumata, R., Kito, M., Fukuzumi, Y., Sato, M., Nagata, Y., and Matsuoka, Y. (2007, January 12–14). Bit cost scalable technology with punch and plug process for ultra high density flash memory. Proceedings of the IEEE Symposium on VLSI Technology (VLSI), Kyoto, Japan. 4. Ishiduki, M., Fukuzumi, Y., Katsumata, R., Kito, M., Kido, M., Tanaka, H., Komori, Y., Nagata, Y., Fujiwara, T., and Maeda, T. (2009, January 7–9). Optimal device structure for pipe-shaped BiCS flash memory for ultra high density storage device with excellent performance and reliability. Proceedings of the IEEE International Electron Devices Meeting (IEDM), Baltimore, MD, USA. 5. Jang, J., Kim, H., Cho, W., Cho, H.A., Kim, J., Shim, S., Jang, Y., Jeong, J., Son, B., and Kim, D. (2009, January 16–18). Vertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory. Proceedings of the IEEE Symposium on VLSI Technology (VLSI), Kyoto, Japan.
|
|