Affiliation:
1. Christian Doppler Laboratory for Multi-Scale Process Modeling of Semiconductor Devices and Sensors at the Institute for Microelectronics, TU Wien, Gußhausstraße 27-29/E360, 1040 Vienna, Austria
2. Institute for Microelectronics, TU Wien, Gußhausstraße 27-29/E360, 1040 Vienna, Austria
3. Global TCAD Solutions GmbH, Bösendorferstraße 1, Stiege 1, Top12, 1010 Vienna, Austria
Abstract
It is becoming quite evident that, when it comes to the further scaling of advanced node transistors, increasing the flash memory storage capacity, and enabling the on-chip integration of multiple functionalities, “there’s plenty of room at the top”. The fabrication of vertical, three-dimensional features as enablers of these advanced technologies in semiconductor devices is commonly achieved using plasma etching. Of the available plasma chemistries, SF6/O2 is one of the most frequently applied. Therefore, having a predictive model for this process is indispensable in the design cycle of semiconductor devices. In this work, we implement a physical SF6/O2 plasma etching model which is based on Langmuir adsorption and is calibrated and validated to published equipment parameters. The model is implemented in a broadly applicable in-house process simulator ViennaPS, which includes Monte Carlo ray tracing and a level set-based surface description. We then use the model to study the impact of the mask geometry on the feature profile, when etching through circular and rectangular mask openings. The resulting dimensions of a cylindrical hole or trench can vary greatly due to variations in mask properties, such as its etch rate, taper angle, faceting, and thickness. The peak depth for both the etched cylindrical hole and trench occurs when the mask is tapered at about 0.5°, and this peak shifts towards higher angles in the case of high passivation effects during the etch. The minimum bowing occurs at the peak depth, and it increases with an increasing taper angle. For thin-mask faceting, it is observed that the maximum depth increases with an increasing taper angle, without a significant variation between thin masks. Bowing is observed to be at a maximum when the mask taper angle is between 15° and 20°. Finally, the mask etch rate variation, describing the etching of different mask materials, shows that, when a significant portion of the mask is etched away, there is a notable increase in vertical etching and a decrease in bowing. Ultimately, the implemented model and framework are useful for providing a guideline for mask design rules.
Funder
Austrian Research Promotion Agency
Christian Doppler Research Association
Subject
Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering
Reference46 articles.
1. Challenges and limitations of CMOS scaling for FinFET and beyond architectures;Razavieh;IEEE Trans. Nanotechnol.,2019
2. A FinFET with one atomic layer channel;Chen;Nat. Commun.,2020
3. Anderson, B., and Jagannathan, H. (2022). VTFET: The Revolutionary New Chip Architecture that Could Keep Moore’s Law Alive for Years to Come. Ibm Res., Available online: https://research.ibm.com/blog/vtfet-semiconductor-architecture.
4. “More-than-Moore” White Paper;Arden;Int. Technol. Roadmap Semicond. (ITRS),2010
5. Through-silicon via (TSV);Motoyoshi;Proc. IEEE,2009
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献