A High-Resolution Discrete-Time Second-Order ΣΔ ADC with Improved Tolerance to KT/C Noise Using Low Oversampling Ratio
Author:
An Kyung-Chan1ORCID, Narasimman Neelakantan2, Kim Tony Tae-Hyoung1ORCID
Affiliation:
1. Centre for Integrated Circuits and Systems, Nanyang Technological University, Singapore 639798, Singapore 2. Cirrus Logic, Austin, TX 78701, USA
Abstract
This work presents a novel ΣΔ analog-to-digital converter (ADC) architecture for a high-resolution sensor interface. The concept is to reduce the effect of kT/C noise generated by the loop filter by placing the gain stage in front of the loop filter. The proposed architecture effectively reduces the kT/C noise power from the loop filter by as much as the squared gain of the added gain stage. The gain stage greatly relaxes the loop filter’s sampling capacitor requirements. The target resolution is 20 bit. The sampling frequency is 512 kHz, and the oversampling ratio (OSR) is only 256 for a target resolution. Therefore, the proposed ΔΣ ADC structure allows for high-resolution ADC design in an environment with a limited OSR. The proposed ADC designed in 65 nm CMOS technology operates at supply voltages of 1.2 V and achieves a peak signal-to-noise ratio (SNR) and Schreier Figure of Merit (FoMs) of 117.7 dB and 180.4 dB, respectively.
Funder
Singapore International Graduate Award (SINGA) Scholarship
Reference41 articles.
1. Ikeda, M., Stoppa, D., Pertijs, M., Oike, Y., Ortmanns, M., Ivanov, V., and Hsueh, F.-L. (February, January 31). F5: Advanced IC Design for Ultra-Low-Noise Sensing. Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA. 2. Liu, C.C.-M., Mhala, M.M., Chang, C.-H., Tu, H., Chou, P.-S., Chao, C., and Hsueh, F.-L. (February, January 31). 6.8 A 1.5 V 33 Mpixel 3D-Stacked CMOS Image Sensor with Negative Substrate Bias. Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA. 3. Wang, Y., Tang, K., Zhang, Y., Lou, L., Chen, B., Liu, S., Qiu, L., and Zheng, Y. (February, January 31). 13.2 A Ku-Band 260 mW FMCW Synthetic Aperture Radar TRX with 1.48 GHz BW in 65 nm CMOS for Micro-UAVs. Proceedings of the 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA. 4. A Reconfigurable 16/32 Gb/s Dual-Mode NRZ/PAM4 SerDes in 65-Nm CMOS;Elhadidy;IEEE J. Solid State Circuits,2017 5. Upadhyaya, P., Poon, C.F., Lim, S.W., Cho, J., Roldan, A., Zhang, W., Namkoong, J., Pham, T., Xu, B., and Lin, W. (2018, January 11–15). A Fully Adaptive 19-to-56Gb/s PAM-4 Wireline Transceiver with a Configurable ADC in 16 nm FinFET. Proceedings of the 2018 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA.
|
|