Abstract
A complete comparison for 14 nm FinFET and NWFET with stacked nanowires was carried out. The electrical and thermal performances in two device structures were analyzed based on TCAD simulation results. The electro-thermal TCAD models were calibrated to data measured on 30–7 nm FinFETs and NWFETs. The full set of output electrical device parameters Ion, Ioff, SS, Vth, and maximal device temperature Tmax was discussed to achieve the optimum VLSI characteristics.
Subject
Electrical and Electronic Engineering,Mechanical Engineering,Control and Systems Engineering
Reference54 articles.
1. Moore’s Law at 50: Are we planning for retirement?;Yeric;Proceedings of the IEEE International Electron Devices Meeting (IEDM),2015
2. UTBB FDSOI scaling enablers for the 10nm node;Grenouillet;Proceedings of the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S),2013
3. A 10 nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI;Seo;Proceedings of the Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers,2014
4. Toward Nanowire Electronics
5. FinFET Evolution Toward Stacked-Nanowire FET for CMOS Technology Scaling
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献