Deep Neural Networks-Based Direct-Current Operation Prediction and Circuit Migration Design

Author:

Wu Qingsen1ORCID,Liu Haixu2ORCID,Xin Jian2,Li Lin1ORCID,Ye Zuochang2,Wang Yan2

Affiliation:

1. School of Electronic Science and Engineering, Xiamen University, Xiamen 361005, China

2. School of Intergated Circuits, Tsinghua University, Beijing 100084, China

Abstract

Recently, design methods based on gm/Id parameters have attracted attention in analog integrated circuit design and have been automated with computer assistance. However, the look-up tables (LUTs) in the gm/Id method have the problem of high hardware resource overhead. To address this issue, this paper proposes a multi-output deep neural network (DNN) structure for modeling the direct-current parameters of transistors and replacing LUTs for circuit design. The proposed DNN models’ performance is verified using mainstream design technologies such as TSMC 40 nm (T40), TSMC 65 nm (T65), TSMC 180 nm (T180), and SMIC 180 nm (S180). Compared with LUTs, the proposed DNN models are able to reduce at least 99.9% storage space occupation and 95.62% prediction time overhead with a mean absolute percentage error of less than 0.2%. In addition, we propose an automated circuit migration design method using DNN models in different technologies, combined with gm/Id parameters. The method generates circuit design databases in different technologies and obtains device design results according to performance requirements. The experimental results show that using DNN models can reduce the time overhead by more than 40% compared to using LUTs. The simulation results of circuit transplantation design show that the circuit performance of T40, T65, S180, and T180 meets the requirements, which verifies the proposed DNN-based automated circuit design method.

Funder

National Key Research and Development Project

Publisher

MDPI AG

Subject

Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering

Reference30 articles.

1. Uhlmann, Y., Brunner, M., Bramlage, L., Scheible, J., and Curio, C. (2023). Procedural- and Reinforcement-Learning-Based Automation Methods for Analog Integrated Circuit Sizing in the Electrical Design Space. Electronics, 12.

2. CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip;Gielen;IEEE Proc.-Comput. Digit. Tech.,2005

3. A memetic approach to the automatic design of high-performance analog integrated circuits;Liu;ACM Trans. Des. Autom. Electron. Syst. (TODAES),2009

4. Scheible, J. (2022, January 27–30). Optimized is Not Always Optimal. Proceedings of the 2022 Symposium on International Symposium on Physical Design (ISPD ’22), Virtual Event.

5. A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA;Silveira;IEEE J.-Solid-State Circuits,1996

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3