Abstract
Analog integrated circuit sizing is notoriously difficult to automate due to its complexity and scale; thus, it continues to heavily rely on human expert knowledge. This work presents a machine learning-based design automation methodology comprising pre-defined building blocks such as current mirrors or differential pairs and pre-computed look-up tables for electrical characteristics of primitive devices. Modeling the behavior of primitive devices around the operating point with neural networks combines the speed of equation-based methods with the accuracy of simulation-based approaches and, thereby, brings quality of life improvements for analog circuit designers using the gm/Id method. Extending this procedural automation method for human design experts, we present a fully autonomous sizing approach. Related work shows that the convergence properties of conventional optimization approaches improve significantly when acting in the electrical domain instead of the geometrical domain. We, therefore, formulate the circuit sizing task as a sequential decision-making problem in the alternative electrical design space. Our automation approach is based entirely on reinforcement learning, whereby abstract agents learn efficient design space navigation through interaction and without expert guidance. These agents’ learning behavior and performance are evaluated on circuits of varying complexity and different technologies, showing both the feasibility and portability of the work presented here.
Funder
Federal Ministry of Education and Research
Subject
Electrical and Electronic Engineering,Computer Networks and Communications,Hardware and Architecture,Signal Processing,Control and Systems Engineering
Reference60 articles.
1. IDAC: An interactive design tool for analog CMOS circuits;Degrauwe;IEEE J. Solid-State Circuits,1987
2. DELIGHT.SPICE: An optimization-based system for the design of integrated circuits;Nye;IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,1988
3. Design centering by yield prediction;Antreich;IEEE Trans. Circuits Syst.,1982
4. Scheible, J., and Lienig, J. (2015). Proceedings of the 2015 Symposium on International Symposium on Physical Design, ISPD ’15, Association for Computing Machinery.
5. An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits;Lyu;IEEE Trans. Circuits Syst. I Regul. Pap.,2018
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献